

Ľ Number	Hits	Search Text	DB	Time stamp
1	1011	synchronous adj bus\$2	USPAT; US-PGPUB; EPO; JPO; DERWENT;	2003/11/20 13:57
2	17172	strobe adj signal	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/11/20 13:55
4	249	(detect\$4 or monitor\$4 or track\$4) adj2 glitch	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/11/20 14:18
5	1	(synchronous adj bus\$2) same (strobe adj signal) same ((detect\$4 or monitor\$4 or track\$4) adj2 glitch)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/11/20 13:57
6	1	(synchronous adj bus\$2) and (strobe adj signal) and ((detect\$4 or monitor\$4 or track\$4) adj2 glitch)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/11/20 13:57
7	2652	synchronous adj5 bus\$2	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/11/20 13:57
8	396	(detect\$4 or monitor\$4 or track\$4) adj5 glitch	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/11/20 13:58
9	1	(synchronous adj5 bus\$2) same (strobe adj signal) same ((detect\$4 or monitor\$4 or track\$4) adj5 glitch)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/11/20 13:58
10	3	(synchronous adj5 bus\$2) and (strobe adj signal) and ((detect\$4 or monitor\$4 or track\$4) adj5 glitch)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/11/20 14:15
11	1		USPAT	2003/11/20 14:06
12	1		USPAT	2003/11/20 14:07
13	1		USPAT	2003/11/20 14:07

14	1		USPAT	2003/11/20
				14:08
15	1		USPAT	2003/11/20
				14:08
16	1		USPAT	2003/11/20
				14:08
17	1		USPAT	2003/11/20
				14:08
18	1		USPAT	2003/11/20
				14:09
19	2238	plural\$4 same (strobe adj signal)	USPAT;	2003/11/20
		, , , ,	US-PGPUB;	14:16
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
21	5582	internal adj2 (clock adj signal\$1)	USPAT;	2003/11/20
			US-PGPUB;	14:17
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
22	176	(plural\$4 same (strobe adj signal)) and	USPAT;	2003/11/20
		(internal adj2 (clock adj signal\$1))	US-PGPUB;	14:17
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
23	406	(detect\$4 or monitor\$4 or track\$4) adj8	USPAT;	2003/11/20
		(internal adj2 (clock adj signal\$1))	US-PGPUB;	14:19
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
24	477	incorrect\$4 adj state\$	USPAT;	2003/11/20
		_	US-PGPUB;	14:22
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
25	1	((plural\$4 same (strobe adj signal)) and	USPAT;	2003/11/20
		(internal adj2 (clock adj signal\$1))) and	US-PGPUB;	14:31
		((detect\$4 or monitor\$4 or track\$4) adj8	EPO; JPO;	
		(internal adj2 (clock adj signal\$1))) and	DERWENT;	
		(incorrect\$4 adj state\$)	IBM_TDB	
26	2	((detect\$4 or monitor\$4 or track\$4) adj8	USPAT;	2003/11/20
		(internal adj2 (clock adj signal\$1))) and	US-PGPUB;	14:31
		(incorrect\$4 adj state\$)	EPO; JPO;	
		•	DERWENT;	
			IBM_TDB	

5784582

DOCUMENT-IDENTIFIER:

US 5784582 A

TITLE:

Data processing system having memory controller

for

supplying current request and next request for

access to

the shared memory pipeline

----- KWIC -----

Brief Summary Text - BSTX (9):

The operation of DRAM largely depends on timing **synchronous** relative to the

data flow strobe signals and error detection/correction circuitry,
causing dead

cycles in the memory access flow. Thus, DRAM use is complicated and limits

system throughput. Moreover, since typical DRAM only includes a single memory

bank, only one access to memory at a time is processed, further compounding the

inherent dead cycles. Therefore, a DRAM shared memory can act as a system

bottleneck, slowing down packet routing. As data is transferred among a

conventional DRAM shared memory, the backbone \underline{bus} and the processor, particularly in a high volume environment, bandwidth becomes critical.

4968902

DOCUMENT-IDENTIFIER:

US 4968902 A

TITLE:

Unstable data recognition circuit for dual

threshold

synchronous data

----- KWIC -----

Brief Summary Text - BSTX (5):

A variety of modern digital instruments acquire data from $\operatorname{\mathbf{synchronous}}$

systems and therefore would be improved by having a way of knowing when setup

and hold requirements are violated. These include such instruments as logic

analyzers, microprocessor analyzers, emulators, and integrated circuit testers.

One prior art logic analyzer, the DAS 9200 Digital Analysis System from Tektronix, Inc., is known to include a module, the 92A16 Data Acquisition

Module, that permits setup and hold violation monitoring. This module does

not, however, actually measure when the data is between logic levels, but

rather relies on $\underline{\mbox{glitch detection}}$ and high speed asynchronous monitoring of the

data to detect transitions. As shown in FIG. 1, detected edges and glitches $\ensuremath{\mathsf{I}}$

are ORed to create a bit-unstable signal for each channel. These are then ORed

across all of the channels of interest to a $\underline{\mathtt{bus}}\text{-unstable}$ signal. The setup and

hold times are then measured with respect to this unstable signal.

5001712

DOCUMENT-IDENTIFIER:

US 5001712 A

TITLE:

Diagnostic error injection for a synchronous bus

system

----- KWIC -----

Brief Summary Text - BSTX (3):

The field of the invention is built-in diagnostic tools for data processing

systems and, more particularly, systems which verify with a high level of

confidence the physical realization of the bus $\underline{\text{error detection}}$ and bus $\underline{\text{error}}$

recovery circuitry in a synchronous bus system.

Brief Summary Text - BSTX (11):

Previous methods for testing bus error detection and recovery logic test

each type of bus failure with logic and software dedicated to testing a specific bus failure. This invention applies a new concept for test by providing a means of injecting any bus signal error onto the bus and specifying

exactly in which bus cycle(s) the error(s) will be injected. The main advantages are that the invention provides the ability to test thoroughly all

bus **error detection and recovery** logic in a system by injecting any bus signal

pattern, and the invention allows the same circuitry and methodology to be used

for any type of synchronous bus.

6505262

DOCUMENT-IDENTIFIER: US 6505262 B1

TITLE:

Glitch protection and detection for strobed data

----- KWIC -----

Claims Text - CLTX (5):

5. A method of detecting strobe glitches in a data receiver, comprising:

reading a first number of items from a communication bus into the data receiver

in response to strobe signals, reading a second number of items out of the data

receiver, and at the conclusion of the second reading step, if the first number

does not equal the second number, generating an $\underline{\text{error}}$ signal identifying a

strobe glitch.





United States Patent [19]

Ilkbahar

[11] Patent Number:

6,016,066

[45] Date of Patent:

Jan. 18, 2000

[54] METHOD AND APPARATUS FOR GLITCH PROTECTION FOR INPUT BUFFERS IN A SOURCE-SYNCHRONOUS ENVIRONMENT

[75] Inventor: Alper likbahar, Santa Cruz, Calif.

[73] Assignee: Intel Corporation, Santa Clara, Calif.

[21] Appl. No.: 09/045,167

[22] Filed: Mar. 19, 1998

327/379; 326/70, 94, 97

[56] References Cited

U.S. PATENT DOCUMENTS


4,939,394	7/1990	Hashimoto 327/155
5,036,227	7/1991	Jo et al 326/94
5,706,484	1/1998	Mozdzen et al 395/551
5,723,995	3/1998	Mozdzen et al 327/293
5,774,001	6/1998	Mozdzen et al 327/141
5,898,321	4/1999	Ilkbahar et al 326/87


Primary Examiner—Kenneth B. Wells
Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor &
Zafman LLP

[57] ABSTRACT


A method and apparatus for glitch protection for differential strobe input buffers in a source-synchronous environment. The present invention provides a solution to the problem of noise sensitivity of differential strobe input buffers in a source-synchronous environment, which may cause functional problems. The present invention enables the use of fully differential strobe signals to improve electrical performance of the source synchronous data transfers while removing the noise sensitivity problem associated with these signals. This is accomplished by providing a glitch protection circuit that provides protection against input glitches for a first predetermined period of time after each strobe transition. The present invention also provides a detection circuit that detects when both differential strobe signals are in the same logic state, which corresponds to a transition between bus masters (a dead cycle). The detection circuit causes the glitch protection circuit to latch the output signal of the glitch detection circuit.


20 Claims, 3 Drawing Sheets





Jan. 18, 2000





METHOD AND APPARATUS FOR GLITCH PROTECTION FOR INPUT BUFFERS IN A SOURCE-SYNCHRONOUS ENVIRONMENT

FIELD OF THE INVENTION

The present invention relates to signal transmissions. More specifically, the present invention relates to communicating signals in a source synchronous environment.

BACKGROUND OF THE INVENTION

As operating speeds of processors and computer systems increase, communication between components, such as memories and I/O devices, must increase to reduce or eliminate bottleneck problems. One solution to this communications problem is to provide a source-synchronous environment in which components of a system operate. In a source synchronous environment, strobe signals are sent between components along with data signals. The strobe signals are used to communicate timing information. Instead of having one or more components operate on a common clock signal, data may be communicated at a speed not set by a clock signal. The strobe signal sent with the data may be used, for example, to start an internal clock signal, for latching of the data, or other timing purposes.

Source synchronous communication eliminates many 25 problems of traditional, common clocked, data transfers, such as flight time delays, clock skew, etc. to increase data transfer rates over traditional data transfer schemes.

However, single-strobe source-synchronous data transfers are susceptible to noise. For example, switching of data bits may generate timing glitches that cause functional problems in the system because the glitches may be considered valid data. Glitches become more of a problem as operating frequencies increase.

Alternatively, differential-strobe source-synchronous data transfers may be used to communicate data. By using differential amplifiers with a high common mode rejection ratio (CMRR), common mode noise problems may be reduced or eliminated. Differential-strobe source-synchronous data transfers, however, are susceptible to glitches when both strobe signals are in the same logic state, such as during transfer of bus control between bus agents on an externally terminated bus. This is the result of differential amplifiers being sensitive to noise during a time when both strobe signals are driven high, such as when one bus agent relinquishes the bus and a different bus agent acquires the bus.

Therefore, what is needed is glitch protection for differential strobe signals in a source synchronous environment.

SUMMARY OF THE INVENTION

A method and apparatus for providing glitch protection for differential strobe signals in a source-synchronous environment is described. A pair of strobe signals are received and glitch protection is provided by latching the strobe signals for a first predetermined period of time in response to strobe transitions. When both strobe signals are in equivalent logic states, a latching signal is generated to latch the strobe signals. In one embodiment, the latching signal is generated a second predetermined period of time after the strobe signals are in equivalent logic states. In one embodiment, the first predetermined period of time is greater than the second predetermined period of time.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accom2

panying drawings in which like reference numerals refer to similar elements and in which:

FIG. 1a is one embodiment of a single-processor computer system;

FIG. 1b is one embodiment of a multi-processor computer system.

FIG. 2 is one embodiment of an externally terminated bus having two bus agents;

FIG. 3 is one embodiment of a timing diagram having a glitch that may trigger differential input buffers;

FIG. 4 is one embodiment of a block diagram of a circuit for providing glitch protection; and

FIG. 5 is one embodiment of a circuit for providing glitch protection.

DETAILED DESCRIPTION

A method and apparatus for providing glitch protection for input buffers in a source-synchronous environment is described. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form in order to avoid obscuring the present invention.

The present invention provides a solution to the problem of noise sensitivity of differential strobe and other input buffers in a source-synchronous environment, which may cause functional problems. The present invention enables the use of fully differential strobe signals to improve electrical performance of source synchronous data transfers while removing the noise sensitivity problem associated with externally terminated buses. This is accomplished by providing a glitch protection circuit that provides protection against input glitches for a first predetermined period of time after each signal transition. The present invention also provides a detection circuit that detects when both differential strobe signals are in the same logical state, which corresponds to a transition between bus agents (e.g., a dead cycle). The detection circuit causes the glitch protection circuit to latch the output signal of the glitch detection circuit.

FIG. 1a is one embodiment of a computer system. Computer system 100 comprises bus 101 or other device for communicating information, and processor 102 coupled with bus 101 for processing information. Computer system 100 further comprises random access memory (RAM) or other dynamic storage device 104 (referred to as main memory), coupled to bus 101 for storing information and instructions to be executed by processor 102. Main memory 104 also may be used for storing temporary variables or other intermediate information during execution of instructions by processor 102. Computer system 100 also comprises read only memory (ROM) and/or other static storage device 106 coupled to bus 101 for storing static information and instructions for processor 102. Data storage device 107 is coupled to bus 101 for storing information and instructions.

Data storage device 107 such as magnetic disk or optical disc and corresponding drive can be coupled to computer system 100. Computer system 100 can also be coupled via bus 101 to display device 121, such as a cathode ray tube (CRT) or liquid crystal display (LCD), for displaying information to a computer user. Alphanumeric input device 122,

including alphanumeric and other keys, is typically coupled to bus 101 for communicating information and command selections to processor 102. Another type of user input device is cursor control 123, such as a mouse, a trackball, or cursor direction keys for communicating direction information and command selections to processor 102 and for controlling cursor movement on display 121.

In one embodiment, processor 102 and one or more of the components coupled to bus 102, such as main memory 104, are source-synchronous components. Of course, any one or more components of computer system 100 may be source synchronous. Thus, computer system 100 may be either a partially source synchronous or fully source synchronous environment.

FIG. 1b is one embodiment of a multiprocessor computer system. Computer system 190 generally includes multiple processors (e.g., processor 150 through processor 152) coupled to processor bus 160. Chip set 170 provides an interface between processor bus 160 and other components of computer system 190, such as a system bus (not shown in FIG. 1b).

Computer system 190 is a higher performance system than computer system 100 in both bus architecture and number of processors. In one embodiment, processor bus 160 is an externally terminated bus that communicates information in a source synchronous manner. Processors 150 and 152 may be any type of processor. In one embodiment, processors 150 and 152 are from the Intel Corporation family of processors available from Intel Corporation of Santa Clara, Calif. Chip set 170 provides an interface between processor bus 160 and the remaining components of computer system 190 in any manner known in the art.

FIG. 2 is one embodiment of an externally terminated bus having two bus agents. In one embodiment, each line of bus 250 is externally terminated by a pair of pull-up resistors or other devices, such as transistors, that allow the individual bus lines to be pulled up to a known voltage when no agents are driving bus 250.

The system of FIG. 2 includes two bus agents, labeled 200 and 220, which may be any of the components of computer system 100, such as processor 102, main memory 104, etc., or components of computer system 190, such as processors 150 and 152 or chip set 170. Bus agents 200 and 220 may also be components not described with respect to FIGS. 1a and 1b, such as, for example, I/O devices, or any other 45 component that may be coupled to bus 250.

In one embodiment, each line of bus 250 is terminated with a pair of resistors, one of which is coupled between each end of the individual bus lines and a known voltage. When bus 250 is not being driven by a bus agent, the lines of bus 250 are pulled up to a known voltage.

Alternatively, each line of bus 250 is terminated with a pair of p-channel metal-oxide semiconductor (PMOS) transistors each having a drain coupled to an end of the bus line termination (not shown in FIG. 2). Each transistor has a 55 source coupled to a voltage supply output or other voltage source. The gates of the transistors are coupled to control circuitry that switches the transistors on at appropriate times to pull the voltage of the bus lines to a known level. Line termination is well known in the art and will not be 60 described further with respect to the present invention.

In a system having multiple bus agents and a terminated bus, the bus agents that are not driving the bus place their output lines in a high-impedance state (e.g., tri-state the outputs). The bus agent (e.g., bus master) that is driving the 65 bus outputs signals in any manner appropriate for the bus interface.

4

For example, bus agent 200 may drive bus 250 for a number of bus cycles. During this time, bus agent 220 tri-states any output lines coupled to bus 250. When bus agent 200 relinquishes bus 250, output lines from bus agent 200 are tri-stated. At this time, the outputs from both bus agents 200 and 220 are tri-stated, and the pull-up resistors pull the voltage of the bus lines up to a known voltage. The time during which no bus agent is driving bus 250 is known as a dead cycle.

After the dead cycle, bus agent 220 may drive bus 250. To do this, bus agent 220 drives its output lines to the appropriate voltage levels. During the time bus agent 220 drives the bus, the outputs of bus agent 200 are tri-stated. During a dead cycle, all of the bus lines are pulled high, thus differential strobe signals are not complementary during the dead cycle. Circuits, such as input buffers, that receive differential signals under normal bus operation must be designed to operate properly during dead cycles.

FIG. 3 is one embodiment of a timing diagram having a glitch that may trigger differential input buffers. A glitch is more likely to occur when both the strobe signal (STB) and the complemented strobe signal (STB#) are driven high. This may occur during the dead cycle. However, glitches may occur for any signal on the bus and therefore, glitch protection described with respect to STB and STB# are equally applicable to the other signals whether a differential pair, or any other type of signal. It is important to note that the complemented strobe signal is not a truly complemented strobe signal. During bus cycles that are not dead cycles STB# is the logical complement of STB. However, during dead cycles, both STB and STB# are driven high by the pull-up resistors providing termination to the bus.

In the timing diagram of FIG. 3, the time period t1through t3 are ordinary bus cycles where one bus master drives the bus and strobe signals STB and STB# are used to communicate in a differential-signal source-synchronous manner. The time period from t3 to t4 is a dead cycle. During the time period from t3 to t4, STB# is maintained in a high logical state from the previous time period and STB is pulled up by a termination pull-up resistor. When STB is pulled up and STB# is maintained high, differential sense amplifiers that receive STB and STB# as inputs are more sensitive to noise than during normal operation because the voltage differential between STB and STB# is smaller than during normal operation.

During dead cycles when both STB and STB# are pulled high, a glitch, such as glitch 300 may provide enough voltage differential to the differential input buffer to respond as if a differential signals was received. Therefore, it is desirable to provide differential input buffers with glitch protection. The dead cycle of FIG. 3 is described as having STB# maintained high and STB being pulled high during the dead cycle. It is important to note, however, that the opposite case (STB maintained high and STB# being pulled high) is equally applicable. Glitch protection for data signals may also be provided because overshoots or other glitches may also cause functional errors resulting in unintended logical transitions. Glitches may be functionally fatal because they may propagate errors into component cores, such as a processor core or a cache memory core. Therefore, glitch protection may be provided to both differential strobe input buffers and data input buffers. Glitch protection may also be provided in a non-source synchronous environment, if desired.

FIG. 4 is one embodiment of a block diagram of a circuit for providing glitch protection. The block diagram of FIG.

4 is glitch protection circuitry coupled between the bus that communicates the STB and STB# signals to the data buffers that use the differential strobe signals. The signals generated by the circuitry of FIG. 4 (OUTPUT_STB and OUTPUT_STB#) are the strobe signals received by data buffers (not 5 shown in FIG. 4).

In one embodiment, the present invention includes four differential sense amplifiers, labeled 400, 405, 410 and 411. Amplifier 400 is a differential amplifier that receives STB at the positive input terminal and STB# at the negative input terminal. Amplifier 400 generates a positive output voltage in response to a high STB signal and a low STB# signal. Amplifier 415 is configured in the opposite manner. The positive input terminal of amplifier 415 is coupled to receive STB# and the negative input terminal is coupled to receive STB.

Differential amplifiers 405 and 410 are pseudo-differential input buffers that use a reference voltage (Vref) as an input. Amplifier 405 is coupled to receive STB at the positive input terminal and Vref at the negative input terminal. Amplifier 410 is coupled to receive Vref at the positive input terminal and STB# at the negative input terminal. Because amplifiers 405 and 410 are pseudo-differential, these input buffers are not sensitive to glitches when STB and STB# are simultaneously high.

Output signals from amplifier 405 and 410 are coupled to the inputs of logic gates 430 and 435. In one embodiment, logic gates 430 and 435 are AND gates (shown in FIG. 4); however, logic gates 430 and 435 may be replaced with alternative circuitry that provide AND functionality as well as other signals (not shown in FIG. 4). An alternative embodiment for logic gates 430 and 435 is described below with respect to FIG. 5. Alternatively, logic gates 430 and 435 may be NAND gates to detect when STB and STB# are simultaneously low. Of course, detection logic gates 430 and 435 may be designed to detect both when STB high and STB# are simultaneously low.

An output signal from logic gate(s) 430 is coupled to detection circuit 440 and an output signal from logic gate(s) 435 is coupled to detection circuit 445. In one embodiment, the output signals generated by logic gates 430 and 435 communicated to detection circuits 440 and 445 are generated in response to STB and STB# being simultaneously high. Detection circuits 440 and 445 generate control signals in response to STB and STB# being simultaneously high.

In one embodiment, detection circuits 440 and 445 generate output signals in response to STB and STB# being simultaneously high. The output signals are generated after STB and STB# have been simultaneously high for a predetermined period of time. If STB and STB# remain high for the predetermined period of time, the bus is in a dead cycle and the strobe signals are latched into a high state. The predetermined period of time is used so that transients in 55 either STB or STB# do not indicate to detection circuitry that the bus is in a dead cycle when a dead cycle is not occurring.

Glitch protection circuits 420 and 425 provide glitch protection for each transition of STB and STB#, respectively. In one embodiment, glitch protection is provided by a latching of the respective strobe signals for a predetermined length of time in response to a strobe transition. It is important to note that the glitch protection delay time is longer than the detection delay time and both delay times are 65 less than the length of time required for a dead cycle. Latching STB and STB# provide glitch protection by latch-

ing a known, acceptable voltage while the input signal, STB or STB#, settles. Glitch protection may also be provided for other, non-strobe signals, on the bus.

Glitch protection circuit 420 provides a glitch-free version of STB, labeled OUTPUT_STB, to data buffers (not shown in FIG. 4). Similarly, glitch protection circuit 425 provides a glitch-free version of STB#, labeled OUTPUT_STB#, to data buffers (also not shown in FIG. 4). These glitch-free strobe signals are used as input strobe to data buffers.

FIG. 5 is one embodiment of a circuit for providing glitch protection. The circuit of FIG. 5 provides glitch protection for STB and not for STB#. To provide glitch protection for STB#, the same circuitry is used except input signals provided to the differential sense amplifiers are coupled as described below.

Differential amplifier 400 is coupled to receive STB at the positive input terminal and STB# at the negative input terminal. The output of differential amplifier 400 is generated in response to the voltage difference between STB and STB#. Pseudo-differential amplifier 405 is coupled to receive STB at the positive input terminal and Vref at the negative input terminal. The output of differential amplifier 405 is generated in response to the voltage difference between STB and Vref.

It is important to note that in order to provide glitch protection for STB#, only the input signals to the two differential amplifiers are changed (not shown in FIG. 5). The remaining portion of the circuit, and thus the remaining description of the circuit of FIG. 5 applies equally to glitch protection for STB and for STB#. To provide glitch protection for STB#, the differential amplifier (e.g., 415 in FIG. 4) is coupled to receive STB# at the positive input terminal and STB at the negative input terminal. The output of this differential amplifier is generated in response to the voltage difference between STB# and STB. The pseudo-differential amplifier (e.g., 410 in FIG. 4) is coupled to receive Vref at the positive input terminal and STB# at the negative input terminal. The output of this differential amplifier is generated in response to the voltage difference between Vref and STB#.

The output of amplifier 400 is commonly coupled to the gates of transistors 505 and 510. In one embodiment, transistor 500 is a PMOS transistor and transistor 510 is an NMOS transistor. Transistors 505 and 510 are coupled to invert the signal received from amplifier 400. The inverted signal is output at node 580, which provides an input signal to OR gate 540, AND gate 527 and inverter 545. The output of inverter 545 is fed through multiple inverters, labeled 546-553, coupled in series to provide a delayed signal. In one embodiment, the number of inverters is chosen to provide the desired amount of delay and is an even number such that the signal output from the last inverter is a delayed version of the signal at node 580. Alternatively, delay may be provided by other logic gates, or in another manner.

The signal at node 580 and the delayed signal provided by inverter string 546-553 operate through OR gate 540 and NAND gate 537 to provide a voltage to turn transistor 500 off for a predetermined period of time in response to differential amplifier 400 detecting a transition of strobe signals STB and STB#. Similarly, the signal at node 580 operates through AND gate 527 and NOR gate 525 to provide a voltage at the gate of transistor 520 to turn transistor 520 off for a predetermined length of time in response to amplifier 400 detecting a transition of the strobe signals.

A signal external to the circuit of FIG. 5, RESET may be used to turn transistors 500 off through inverter string

546-553, OR gate 540 and NAND gate 537. Similarly, the two external signals may be used to turn transistor 520 off through NOR gate 530, AND gate 527, and NOR gate 525. RESET are not required to practice the present invention, and therefore, are not described in any greater detail herein. The signal labeled STBOUT is the strobe signal output by the glitch protection circuit of FIG. 5.

The output signal generated by pseudo-differential amplifier 405 is input to NAND gate 570 and inverter 560, which is part of inverter string 560-565. As with inverter string 10 546-553, inverter string 560-565 provides a delayed version of the signal output by amplifier 405. It is important to note that the delay provided by delay string 546-553, is longer than anticipated glitches and shorter than a dead cycle. In one embodiment, glitch protection is applied to all signal 15 transitions, strobe signals as well as data signals. The functionality provided by the detection circuit is applied only to differential strobe signals. When the output signal of the detection circuit is enabled, STBOUT is latched until the strobe signals become differential again. Thus, even if a 20 glitch occurs that is longer than the delay provided by delay string 546-553, the glitch is not passed through the glitch protection circuit.

The output of inverter string 560-565 and the output of amplifier 405 provide input signals to NAND gate 570. The output of NAND gate 570 provides an input to NAND gate 575 and is used to turn transistor 500 off through NOR gate 525 and to turn transistor 520 off through inverter 555 and NAND gate 537. Thus, transistors 500 and 520 are turned off a predetermined length of time after STB and STB# are simultaneously high.

When transistors 500 and 520 are turned off, the signal generated by amplifier 400, and thus the strobe signals, are disconnected from node 580. The effect of amplifier 400 output being cut off from node 580 is that node 580 latches into the state present at the time of cut off. This latches the values of the strobe signals at those values until transistors 500 and 520 are turned on again.

When the strobe signals become differential again, transistors 500 and 520 are turned on again. Delay string 560-565 is not used to delay turn on, so no performance penalty is incurred. Thus, delay string 560-565 is used to turn transistors 500 and 520 off, but not to turn transistors 500 and 525 on.

Cutting off the strobe signals provides glitch protection by latching the strobe output signals in known states and preventing the circuitry from following glitches caused by transients, ringback, etc. This prevents the data buffers (not shown in FIG. 5) receiving the strobe signals from changing 50 states in response to a glitch rather than a strobe transition.

In the foregoing specification, the present invention has been described with reference to specific embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

What is claimed is:

A method comprising:

receiving a pair of strobe signals from a source synchronous component via an externally terminated bus;

latching the pair of strobe signals for a first predetermined period of time in response to state transitions;

determining whether both of the strobe signals are of equivalent logic state; and

continuing to latch the strobe signals in response to both strobe signals being of equivalent logic state.

2. The method of claim 1, wherein continuing to latch the strobe signals in response to both strobe signals being of equivalent logic state further comprises:

generating a latching signal in response to both strobe signals being of equivalent logic state during the first predetermined period of time;

delaying the latching signal for a second predetermined period of time; and

continuing to latch the strobe signals in response to the latching signal.

3. The method of claim 2, wherein the first period of time is greater than the second period of time.

4. The method of claim 1, further comprising:

discontinuing latching of the strobe signals if the strobe signals are of an opposite logic state during the first predetermined period of time.

5. The method of claim 1 wherein the source synchronous component comprises a processor.

6. The method of claim 1 wherein the source synchronous component comprises a memory device.

7. A circuit comprising:

means for receiving a pair of strobe signals from a source synchronous component via an externally terminated bus;

means for latching the pair of strobe signals for a first predetermined period of time in response to state transitions;

means for determining whether both strobe signals are of equivalent logic state; and

means for continuing to latch the strobe signals in response to the the strobe signals being of equivalent logic state.

8. The circuit of claim 5, further comprising:

means for generating a latching signal in response to the strobe signals being of equivalent logic state;

means for delaying the latching signal for a second predetermined period of time

means for continuing to latch the strobe signals in response to the latching signal.

The circuit of claim 6, wherein the first period of time
 is greater than the second period of time.

10. The circuit of claim 5, further comprising:

means for discontinuing latching of the strobe signals in response to the strobe signals being of an opposite logic state during the first predetermined period of time.

11. The circuit of claim 5 wherein the source synchronous component comprises a processor.

12. The circuit of claim 5 wherein the source synchronous component comprises a memory device.

13. A system comprising:

a bus;

a first component coupled to the bus, the first component to generate a pair of strobe signals; and

a second component coupled to the bus, the second component having circuitry to latch the pair of strobe signals for a first predetermined period of time, and to continue latching the pair of strobe signals if the pair of strobe signals are of an equivalent logic state during the first predetermined period of time.

14. The system of claim 13 wherein the circuitry of the second component comprises circuitry to discontinue latching of the pair of strobe signals if the pair of strobe signals

are in opposite logic states during the first predetermined period of time.

- 15. The system of claim 13, wherein the first component comprises a source synchronous component.
- 16. The system of claim 13, wherein the second component comprises a source synchronous component.
- 17. The system of claim 13 wherein the first component comprises a processor.

10

18. The system of claim 13 wherein the second component comprises a processor.

19. The system of claim 13 wherein the first component comprises a memory device.

20. The system of claim 13 wherein the second component comprises a memory device.

.

UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO.

DATED

: 6,016,066

: January 18, 2000

INVENTOR(S) : Ilkbahar

Page 1 of 1

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 7,

Line 6, delete "STBOUT" and insert -- OUTPUT STB --. Line 19, delete "STBOUT" and insert -- OUTPUT_STB --. Line 66, delete "signals" and insert -- signal transitions --.

Column 8,

Line 37, delete "claim 5" and insert -- claim 7 ---Line 44, delete "claim 6" and insert -- claim 8 --. Line 46, delete "claim 5" and insert -- claim 7 --. Line 50, delete "claim 5" and insert -- claim 7 ---Line 52, delete "claim 5" and insert -- claim 7 ---

Signed and Sealed this

Twenty-fifth Day of June, 2002

Attest:

JAMES E. ROGAN

Director of the United States Patent and Trademark Office

Attesting Officer